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Abstract. In most modern processor designs the L1 data cache has
become a major consumer of power due to its increasing size and high
frequency access rate. In order to reduce this power consumption, we pro-
pose in this paper a straightforward ﬁltering technique. The mechanism
is based on a highly accurate forwarding predictor that determines if a
load instruction will take its corresponding data via forwarding from the
load-store structure –thus avoiding the data cache access– or it should
catch it from the data cache. Our simulation results show that 36% data
cache power savings can be achieved on average, with a negligible per-
formance penalty of 0.1%.
1 Introduction
Power dissipation in an out of order microprocessor is spread across diﬀerent
structures including caches, register ﬁles, the branch predictor, etc. Speciﬁcally,
on-chip caches consume a signiﬁcant part of the overall power by themselves.
In this paper we intend to reduce the L1 data cache (DL1) power consump-
tion in an out of order processor. It can be argued that this research problem
is not a major concern now due to the trend towards multi-core architectures
made by the industry, in which in some cases the pipelines employed are simpler.
However homogeneous multi-manycore architectures with in-order pipelines will
only provide substantial beneﬁts for scalable applications/workloads, and some
researchers have recently highlighted that future designs will beneﬁt from asym-
metric architectures that combine simple and power-eﬃcient cores with a few
complex and power-hungry cores [1]. The local ineﬃciencies of a complex core
can translate into global performance/per-watt improvements since a complex
core could accelerate the serial phases of applications when the power-eﬃcient
cores are idle. This way, a single chip will be able to provide good scalability
for parallel applications as well as ensure high serial performance. In summary,
as promoted in [2], researchers should still investigate methods of improving
sequential performance despite we have entered into the multicore era. Further-
more if several out-of-order cores are employed –either in an asymetric or an
homogeneous multi-core design– our technique can be applied to each private
DL1 cache, leading to a higher beneﬁt.
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The mechanism that we propose in this paper for reducing the DL1 power
consumption is based on an eﬀcient usage of the LSQ (load-store queue), a struc-
ture responsible of keeping all in ﬂight memory instructions and detecting and
enforcing memory dependences in an out of order processor. One of the main
LSQ tasks is to supply the correct data to load instructions via a forwarding
process –store to load forwarding– ruling out the cache data and therefore turn-
ing the cache access unnecessary. Taking advantage of Nicolaescu’s CLSQ [3],
in which the number of loads that receive their data from a previous store in-
creases a lot, and using an accurate forwarding predictor, that suggests if a load
instruction is likely to receive its data through forwarding, we manage to reduce
signiﬁcantly the amount of accesses to data cache in an x86 architecture. The
small misprediction rate obtained translates into an IPC that remains largely
unchanged.
The rest of the paper is organized as follows. Section 2 recaps related work.
Section 3 reviews the conventional implementation and brings in our new mech-
anism. Section 4 details our experimental environment, while Section 5 outlines
experimental results and analyses. Finally, Section 6 concludes.
2 Background
Many techniques for reducing the cache energy consumption have been explored
recently. Next, we recap some of the more outstanding ones.
One alternative is to partition caches into several smaller caches [4] with the
corresponding reduction in both access time and power cost per access. Another
design, known as ﬁlter cache [5], trades performance for power consumption
by ﬁltering cache references through an unusually small L1 cache. An L2 cache,
which is similar in size and structure to a typical L1 cache, is placed after the ﬁlter
cache to minimize the performance loss. A diﬀerent alternative, named selective
cache ways [6], provides the ability to disable a subset of the ways in a set
associative cache during periods of modest cache activity, whereas the full cache
will be operational for more cache-intensive periods. Another diﬀerent approach
takes advantage of the special behavior in memory references: we can replace
the conventional uniﬁed data cache with multiple specialized caches. Each one
handles diﬀerent kinds of memory references according to their particular locality
characteristics [7]. These alternatives make it possible to improve in terms of
performance or power eﬃciency. Finally, Jin et.al [8] obtain power savings in L1
cache by exploiting loads spatial locality. In their technique, loads always bring a
macro data from the processor cache, allowing additional opportunities for load
to load forwarding.
Nicolaescu et.al [3] propose to avoid the data cache access for those loads
that receive their data through forwarding. To increase them, they modify the
LSQ design to retain load and store instructions after their commit. Thereby, a
later load increases its chances of receiving its data from a previous instruction,
either an in-ﬂight store, a commited store, or a commited load. The mechanism
–named cached load store queue, CLSQ– is based on the low observed rates
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of LSQ occupancy for some program phases, that make it possible to earmark
unoccupied entries to already commited load or store instructions. Our work
extends and improves this job.
Finally, as we are using a forwarding predictor in our design, we should men-
tion that there are many proposals relying on memory dependence prediction,
that propose techniques to know in advance which pairs of store-load instruc-
tions will depend and take appropriate actions [9] [10]. However, they all are
overprovisioned for the goal of our job.
3 Filtering DL1 Accesses Using a Forwarding Predictor
3.1 Rationale
In most conventional microprocessors each load instruction consults the ﬁrst level
data cache (DL1) in order to move the required data into an available register.
In parallel, the Store-Queue (SQ) is searched looking for a previous matching
in-ﬂight store. If it is found, the store forwards the corresponding data. Other-
wise, the data is provided by the cache (Figure 1, Original Architecture). The
technique that we propose in this paper is based on the observation that if a
load gets its data directly from an earlier store, the data cache access becomes
completely unnecessary, and hence we could avoid it saving some power. Obvi-
ously, this is only useful if the percentage of loads that get the data from the SQ
is high enough.
In a RISC processor, the amount of architectural registers is commonly set
to 32 and a register-register architecture is generally implemented. With such
conﬁguration, the number of store to load forwardings is relatively small (for
example, in [11], less than 15% on average), and maybe the beneﬁts of trying to
avoid the DL1 access in such reduced occasions could turn meaningless. However,
in a register-memory architecture with only 16 architectural registers –as in the
case of x86-64, the architecture employed in this job– the number of store to load
forwardings is higher as a result of the extra operations due to register spilling.
In a complementary way, we can use Nicolaescu’s CLSQ from [3], which signif-
icantly increases the number of loads that receive their data via forwarding, both
due to store-load forwarding from the Cached-SQ and to load-load forwarding
from the Cached-LQ.
In summary, on a x86-64 architecture using Nicolaescu’s Cached-LSQ, the
number of forwardings can be relatively high – up to 40% of the loads –, which
makes our initial intuition appealling. However, in order to be able to ﬁlter out
these accesses, we need to either serialize the LSQ and DL1 cache searches, or
know in advance –i.e. make a prediction– whether the load will receive the data
via forwarding or not. This is a key issue that has to be addressed.
3.2 Overall Structure
As we have just mentioned, an obvious implementation would be to serialize the
accesses (as Nicolaescu in [3]): the load ﬁrst scans the SQ, and then –only when
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neccessary– the cache is accessed (Figure 1, Nicolaescu’s Proposal). However,
this design is not eﬀcient: when a previous matching store is not found the delay
incurred in accessing to the data cache will result in a signiﬁcant slowdown. In
this paper we will turn up with a much more convenient approach.
The design that we propose (Figure 1, Proposed Architecture) is based on a
forwarding predictor: for each load, we predict whether it will receive its data
through forwarding. For convenience of discussion, we loosely refer to these loads
as predicted-dependent loads and the remainder predicted-independent loads. For
predicted-dependent loads, only the SQ and the cached-LQ are accessed, omit-
ting the DL1 access (of course, at the risk of being wrong, in which case the cache
access is launched with a delay of 1 cycle). For the remaining, both the SQ, the
cached-LQ and the DL1 are accessed in parallel (note that in this case, if the
predictor is wrong, the data cache access is unnecessary). A predictor with high
accuracy provides signiﬁcant power savings at the cost of a tiny performance
degradation. This idea has been explored in similar, yet diﬀerent contexts [12].
There is a whole lot of research in the ﬁeld of memory dependence prediction
(Section 2). However, they all employ sophisticated predictor structures, which
are excessive for our goal of predicting in advance if a load will receive its data
through forwarding. For this reason, we have not considered them in our job.
Instead, we have evaluated two kinds of simple predictors: Bloom Filter based
[13] and Branch Predictor based [14].
Bloom Filter based predictor. In this ﬁrst kind of predictors, we imple-
ment a low-overhead hash table of counters: At issue time, every load and store
hash their memory addresses to a single entry and increment the correspond-
ing counter. Then, at commit, the entry is decremented. Besides, at issue time,
loads read the counter before it was incremented to perform the prediction. If it
is bigger than zero, there is a likely (but not certain) address match with another
memory instruction, and the load is predicted to receive its data via a forwarding.
On the other hand, if the counter is zero, the load is predicted-independent1.
Branch Predictor based. The second kind of predictors is based on the well-
known bimodal branch predictor. Similarly to branch instructions, the majority
of loads are usually strongly biased, so such a predictor works well. An advantage
of this Bimodal Predictor versus the Bloom Filter based is that the prediction
can be performed as soon as the load instruction is decoded, based on its PC.
On the contrary, a Bloom Filter is consulted with the memory address of the
load, that needs to be calculated ﬁrst, so the prediction is delayed to issue phase
in this case.
Combined Predictor. Finally, we should mention that we have also considered
in our evaluation a combined predictor, merging a Bloom Filter with a Bimodal
1 As explained in [15], the SQ and LQ accesses could be avoided in this case. However,
since a DL1 cache access is much more power consuming than an LQ-SQ access, in
this paper we do not consider such LQ or SQ ﬁltering capability, that would require
a deeper study.
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Fig. 1. Original Architecture (with the Cached-LSQ), Nicolaescu’s Architecture, and
our Proposed Architecture
predictor. For extracting the ﬁnal decision, we predict that a load will receive
its data through forwarding only when both structures predict the load to be
dependent. Such a structure beneﬁts from both the past forwarding information
of loads and memory address information, giving the best results as we will show
in the Evaluation Section.
3.3 Supporting Coherence and Consistency
The LSQ from the baseline architecture receives the invalidation requests from
remote processors, so coherence and consistency functionalities can easily be
supported in our technnique. However, we should highlight a conﬂict situation
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that turns up in our design when implemented in a system with a MESI coherence
protocol: If a data is replaced from the DL1 but remains in the Cached-LSQ,
the Shared Line will not be activated due to a remote read request, potentially
putting the remote data in an erroneous Exclusive State (instead of a Shared
State). A possible solution is to force the LSQ to activate the Shared line for
every remote read to a load whose data was received via forwarding. As a future
work we intend to improve this management since –although straightforward–
it is relatively ineﬃcient.
4 Experimental Framework
We have evaluated our proposed design using the PTLsim [16], a performance-
oriented simulation tool. The microarchitecture models the default PTLsim con-
ﬁguration that results from the merging of diﬀerent features of an Intel Pentium
4 [17], an AMD K8 and an Intel Core 2 [18]. Some of the main simulation pa-
rameters are listed in Table 1.
Table 1. Simulation parameters for default PTLSim conﬁguration
Branch predictor Combined (Bim-2bits + Gshare), 2K BTAC
Instruction Fetch queue size 32
ROB size 128
LSQ size 80 (LQ: 48, SQ: 32)
LSAP size 16
Physical Registers 256
Fuctional Units (INT) 8: 4 ALU (2 INT, 2 FP), 2 Load, 2 Store
Fetch/Decode/Issue/Commit width 4/4/4
L1 Instruction Cache 32KB (4 way, 64B line)
L1 Data Cache 16KB (4 way, 64B line, 2 cycles latency)
L2 Data Cache 256KB (16 way, 64B line, 6 cycles latency)
L3 Data Cache 4MB (32 way, 64B line, 16 cycles latency)
Main memory latency 140 cycles
The evaluation of our proposal has been performed using 24 benchmarks from
the SPEC CPU2006 suite, compiled for the x86 instruction set. The technology
parameters correspond to 45 nm, with a 1.0V Vdd. We simulate regions of 100M
instructions after reaching a triggering point [19], that marks the beginning
of code area in which the application behavior is representative of the overall
execution.
To evaluate the impact of our data cache ﬁltering over the power consumption
of the DL1, we use CACTI 5.3 [20] to model the cache of Table 1. Speciﬁcally, in
order to estimate the cache power consumption, we have multiplied the number
of reads and writes to DL1 by the power consumption of each kind of access to
this cache. Furthermore, the simulator has been modiﬁed to incorporate our pre-
dictors in the microarchitectural simulation, although their power consumption
is considered negligible compared with the power savings obtained in the data
cache.
In the following, we perform some quantitative analysis to further understand
the eﬀectiveness of the proposed design.
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5 Evaluation
5.1 Main Results
In this section we compare the data cache power and whole system performance
using either the baseline or our alternative. Figure 2 shows the power savings
achieved in the data cache in our technique with respect to the Original Archi-
tecture. Figure 3 illustrates the performance impact of our proposal with respect
to the Original Architecture. In these experiments we always employ the com-
bined predictor, since it reports the highest accuracy values as we will report in
next subsection. We can extract the following conclusions.
First, by including our proposed scheme, a signiﬁcant fraction of loads are cor-
rectly predicted-dependent, and therefore the corresponding data cache accesses
avoided. This leads to a signiﬁcant fraction of the DL1 dynamic power con-
sumption eliminated, as Figure 2 shows. On average, for a Bloom Filter with 64
entries and a Bimodal Predictor of 256, the DL1 power savings of our approach
are around 36%.
Second, and more important, in our architecture average performance remains
almost untouched (around 0.1% of slowdown), something that would not happen
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with Nicolaescu’s Proposal. The reason is that in his case, when a load ﬁnds no
previous dependent stores in the LSQ (i.e. has no forwarding) incurs a delay of
1 cycle accessing the DL1, while in our case the forwarding predictor avoids this
to happen by predicting most of these loads as independent.
5.2 Forwarding Predictors
In order to compare the accuracy of the forwarding predictors evaluated –Bloom
Filter, Bimodal (with 1 and 2 bits per entry), and Bimodal (2 bits) plus Bloom
Filter– we follow Grunwald et.al and employ the following metrics used in con-
ﬁdence estimation for speculation control [21]:
– Predictive Value of a Positive test (PVP). It identiﬁes the probability that
the prediction of a load as dependent is correct. It is computed as the ratio
between the number of correctly dependent-predicted loads and the total
number of loads predicted as dependent.
– Predictive Value of a Negative test (PVN ). It identiﬁes the probability that
the prediction of a load as independent is incorrect. It is computed as the
ratio between the number of mispredicted independent loads and the total
number of loads predicted as independent.
In our case, using predictors with a high PVP avoids degrading performance.
On the other hand, if many loads are incorrectly independent-predicted (high
PVN), many cache accesses are carried out unnecessarily, resulting in missed
opportunities to reduce the DL1 power consumption. Therefore, in our design,
only very high PVP values and very low PVN values are acceptable.
In Figure 4, we visually present the measurements of PVP and PVN for
diﬀerent sizes of all studied predictors. Intuitively, as we increase the size of
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Fig. 4. PVP and PVP values for studied predictors. The results shown are the average
values for all applications. For Bimodal Predictors (1 and 2 bits) the data points reﬂects
sizes of 256, 512, 1K and 2K. For Bloom Filter we show results for 64, 128 and 256
entries. Finally, the combined predictor uses a 64-entry Bloom Filter and a Bimodal
Predictor (2 bits) with 256, 512, 1K and 2K entries.
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any predictor, PVP value augments and PVN decreases, leading to a better
predictor behavior. Note that PVN for Bloom Filter is always zero, since no
false negatives exist –when a load is independent-predicted, the predictor is never
mistaken–. From this ﬁgure we can conclude –according to the intuition– that
combining the past forwarding information (Bimodal predictor) and memory
addresses (Bloom Filter) results in the most accurate predictor (around up to
95% of hits for predicted-dependent loads and only around 6% of misses for
predicted-independent loads).
6 Conclusions
The main contributions of this paper are:
– We implement and evaluate Nicolaescu’s CLSQ [3] in a diﬀerent and more
common microarchitectural model -the widespread x86-64-.
– We propose to include a forwarding predictor to know in advance whether a
load will receive its data through forwarding, in which case the DL1 access
can be avoided.
– We study the eﬀectiveness of diﬀerent predictors, choosing the optimal one
based on a tradeoﬀ between accuracy and HW needs.
Overall, the proposed ﬁltering mechanism translates into DL1 power savings
up to 36% on average for the studied predictor conﬁguration (BF of 64 entries
and Bimodal of 256 entries). Including this scheme leaves performance almost
unvaried –less than 0.1% slowdown on average– with a minimal hardware cost
of less than 100B.
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